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In this research, the design and VLSI implementation of a digitally programmable
active analog filter, based on the Generated Immittance Converter (GIC) circuit, are
presented. The programmable features include the filter type (band-pass, high-pass, low-
pass or notch), the center or cut-off frequency, and the quality factor. Switched capacitor
networks are used to implement resistances. The design was first simulated and then
implemented on a wire-wrap board and tested. The circuit was then modeled and re-
simulated using the Cadence Design Tools software package. Once the modeled circuit
passes all design rule checks the final chip design was then submitted for fabrication. This
research project will help provide a knowledge base for using Cadence software for VLSI
CMOS design. Once the chip has been fabricated and tested it will provide a base for
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In the 1 960's most electrical circuits and systems were designed and implemented using
analog devices such as communications filters. As circuit technology has progressed through
the 70's and 80's, new design alternatives are available to practicing engineers. In particular,
significant advances have been made in the development of digital components, making them
smaller, lighter and faster than their analog counterparts. As a result of this reduction in size
and improved speed, many applications were being converted from analog technology to
digital. Now in the 1990's digital circuits are capable of performing even more complex
functions. For example, digital filters now routinely replace analog filters in a variety of circuits.
Establishing the proper interface between very complex digital circuits and analog
circuits is critical to developing the systems required in today's world marketplace. In particular,
analog circuits are still vital in a variety of applications including spacecraft control, remote
sensing, and communications equipment. In the past, interfacing an analog system to a digital
system was normally accomplished by separate components. Now it is possible to integrate the
interface into the design of the digital component. By integrating the analog interface, circuit
size and weight are minimized.
Very Large Scale Integration (VLSI) techniques provide the capability to integrate
analog and digital circuits on the same microchip. High-power Computer Aided Design (CAD)
tools and simulation models are tools readily available to the designer ofVLSI components. By
using these tools, it is possible to design high performance inexpensive interface technology.
For instance, a circuit designer can develop and build a programmable stray insensitive mixed-
signal (Digital/Analog) VLSI filter on a single microchip. The research work presented in this
thesis reports on the design of a stray insensitive Programmable General Immittance Converter
(GIC) circuit using the Cadence VLSI Complementary Metal Oxide Semiconductor (CMOS)
design package. [1]
B. THESIS ORGANIZATION
The goal of this thesis is to design, manufacture and test a digitally programmable stray
insensitive GIC filter. Basic filter structures and the reasons for choosing the GIC design are
discussed in Chapter II. In Chapter III the advantages and operation of switched capacitor
filters are explained. Chapter IV examines the operational amplifier and provides test results to
validate the applicability of its application in the GIC filter design. Chapter V details the design
and testing of a digitally programmable GIC filter. Design limitations and VLSI layout of the
GIC filter are documented in Chapter VI. Finally, conclusions and recommendations for future
work are outlined in Chapter VII.
II. THE PROGRAMMABLE GENERALIZED IMMITTANCE
CONVERTER DEVELOPMENT
A. BASIC FILTERS
A filter is a device that consists of a group of components including resistors,
capacitors, inductors and sometimes active devices such as operational amplifiers. The primary
purpose of most filters is to modify the amplitude response of a circuit to a signal so that
certain frequencies are attenuated or blocked, while others pass through unchanged. Most
filters are placed in a group based on frequency ranges that are attenuated or passed. According
to this classification, there emerge four basic filter topologies whose ideal frequency response
characteristics are described in Table 2.1. These include low-pass, high-pass, band-pass and
notch filters. For instance, a low-pass filter is one that attenuates the high-frequency
components of a signal while passing through the low-frequency components
A circuit designer attempts to implement an approximation to the ideal characteristics
illustrated in Table 2.1. An ideal filter would pass only the desired frequencies and attenuate all
others. In order to achieve near ideal filter response, the filter circuit generally becomes more
complex, contains more components and is more expensive. With this background in mind,
the variation in the quality of each component will have to be examined.
The Quality factor, or "Q", is a parameter used to describe the selectivity performance
of a filter. For a first order filter, the Q parameter relates the distance of the filter pole to the
joy - axis . For a more selective filter the Q value must be high. A high Q implies that the poles








































Table 2.1: Four Basic Filters with Frequency Response
of the filter have to be closer to the jco - axis . The Q of a filter can be calculated by taking the
inverse of the normalized bandwidth of the filter. Calculations for the normalization can be
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Figure 2.1: Q Factor for Band-Pass Filter
Filters are designed to accept or reject a frequency or range of frequencies. Typically
the filter is described mathematically in the frequency domain through the use of transfer
functions. The order of the denominator polynomial of the transfer function determines the
order of the filter. The second-order bi-quad transfer functions are considered to be the basic
building blocks for filters. Transfer functions for the four basic filter structures are presented in
Table 2.2. The designer may choose a higher order filter but the complexity of the system
would increase since realization would require additional components. [3]
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Table 2.2: Four Filter Topologies with Corresponding Transfer Functions
B. PASSIVE AND ACTIVE FILTERS
Prior to advances in solid-state technology, inductors and capacitors were used
exclusively for realizing simple filters. These components proved to be effective for realizing
low-pass, high-pass, band-pass, and notch filters. These passive LC circuits normally work well
at high frequencies, but LC circuits have very poor performance at low frequencies. Inductors
are not practical for low frequency applications because of the required large size and non-ideal
characteristics. Therefore, considerable interest has been placed on designing inductorless
filters. The operational amplifier (OP AMP) is the major component in inductorless filter
design.
OP AMPs, resistors and capacitors are the major components of an active-RC filter
(inductorless filter circuit). The basic idea is to realize, using feedback techniques, transfer
functions previously only attainable using both inductors and capacitors. This design can also
be implemented using switched capacitor technologies. Many different circuits have been
designed to realize an inductorless filter. However, the GIC filter is the least sensitive to the
non-ideal characteristics of the operational amplifier. [4]
C. THE GIC FILTER
Filters are designed in various configurations. The most popular configurations include
the Bessel-Thompson, Chebyshev, and Butterworth filters. Engineers like to exploit certain
characteristics, like filter sensitivities, for specific applications. Performance may be viewed in
terms of sensitivity. The variation of components with temperature, fabrication process and
parasitic capacitance will all effect the filter performance. Sensitivity calculations should be
compared to actual operating parameters of a comparable filter design. Sensitivity calculations
are used when optimizing a filter design. A detailed calculation of sensitivity for a highpass
filter, as an example, will be covered later in this chapter.
A well known circuit that is very tolerant to the non-ideal operational amplifier
characteristics is the Generalized Impedance Converter introduced by Antoniou [4]. The GIC
filter design is based on the properties of Antoniou's Generalized Impedance Converter. The
GIC filter design was introduced by Mikhael and Bhattachararyya [4] and proved to be very
insensitive to non-ideal component characteristics and variations in component values. Figure
2.2 shows the general topology of the GIC filter.
Figure 2.2: Generalized Immittance Converter Filter Topology
The transfer functions relating v
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(Eq. 2.2)
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Yl Y2 Y3 Y4 Y5 Y6 Y7 Y8
Lowpass G C C+G/Qp G G O G
Highpass G G C G G C G/Qp
Bandpass G G C G G G/Qp C
Notch G G C G G C G/Qp
Table 2.3: GIC Filter Admittance Values
From the admittance values listed in Table 2.3, the filter topologies depicted in Table
2.1 can be realized. The outputs for the low-pass and notch filter topologies are taken from Ti,
while the outputs for the high-pass and band-pass topologies are taken from T2. Nodal analysis
can be used to derive the transfer functions for each filter with the outputs taken from Ti or
T2. In the previous transfer functions (Equations 2.2 and 2.3), operational amplifiers were
assumed to be ideal in order to simplify the derivation of the GIC filter equations. Comparing
the equations for Ti for both the ideal and non-ideal case, we can be shown that the difference
between the two frequency response plots is very small (Figure 2.3a and 2.3b). As a result of
this excellent sensitivity property, the GIC filter is used in this research. Figure 2.4
demonstrates the four different topologies.
GIC as a High-Pass Filter
10 10
frequency (Hz)
Figure 2.3a: Ideal vs Non-Ideal Frequency Response




































Figure 2.4: Four Topologies of the GIC Filter: a.) Low-Pass Filter, b.) High-Pass Filter
c.) Band-Pass Filter, d.) Notch Filter
D. SENSITIVITY
Since component values vary, the actual response of the filter deviates from the ideal.
In order to quantify and predict the deviations of the filter, the designer must examine the







where x represents the resistor, capacitor or Gain Band-Width-Product of the operational
amplifier andj represents the parameter of interest such as co or Q . For example (Eq. 2.5)
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By cascading two GIC filters, a 4th-order filter can be realized. By using (Eq. 2.7), the
sensitivities for such a 4th-order filter can be calculated:
wn wn w,
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G8° = l (Eq. 2.10)
The previous method illustrates analytical calculations of GIC filter sensitivities. A
graphical method may also be used. Using the GIC non-ideal transfer function (Eq. 2.11)
Ti=-
((Y7Y1 + Y3)(Y2 + Y5 + Y6)(1/A1))+((Y1Y4Y5) +
((Y2 + Y5 + Y6)(Y4 + Y7 + Y8)(Y 1 + Y3)( 1/(A 1A2))) + Y 1 (Y2 + Y5 + Y6)(Y4+ Y7 + Y8)( 1/A 1 ))
+
(Y3 Y7(Y2 + Y6)) - Y3 Y5 Y8))
(Y3(Y2 + Y5 + Y6)(Y4 + Y7 + YS)(l I A2)) + (YIY4(Y5 + Y6)) + (Y2Y3(Y7 + K8))
ox
(Eq. 2.11)
where A\ = A2 =— , and varying each of the filter components listed in Figure 5 by ten percent,
s
we obtain the transfer function frequency response which is illustrated in Figures 2.6 through
2.13. A MATLAB program, is used to calculate the sensitivity for a 4th-order high-pass filter
while varying eight different component values by ± 10%. The MATLAB program outputs
two graphs (graph 1 depicts filter response of filter and graph 2 is the magnification of graph 1)
per component depicting variations in sensitivity. Figure 2.6a and 2.6b show the
Figure 2.5: 4th Order High Pass filter
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effects of an increase or decrease of 10% on R2. Upon comparing these frequency response
plots to those in Figure 2.7 through 2.13, it is clear that variations in the R2 component has the
largest impact on the magnitude response.






















Figure 2.6: a) 10% Variation in R2 b) Magnified 10% Variation in R2
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Figure 2.7: a) 10% Variation in R22 b) Magnified 10% Variation in R22

























Figure 2.8: a) 10% Variation in R4 b) Magnified 10% Variation in R4
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Figure 2.9: a) 10% Variation in R24 b) Magnified 10% Variation in R24














Figure 2.10: a) 10% Variation in R8 b) Magnified 10% Variation in R8
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Figure 2.11: a) 10% Variation in R28 b) Magnified 10% Variation in R28



























Figure 2.12: a) 10% Variation in C3 b) Magnified 10% Variation in C3
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Figure 2.13: a) 10% Variation in C23 b) Magnified 10% Variation in C23
This chapter has set forth the evidence required to show that the GIC filter is a very
attractive candidate for use with a non-ideal OP AMP and with components that may vary.
The next chapter introduces the characteristics and operation of the switched capacitor
implementation of the programmable GIC filter.
18
III. SWITCHED CAPACITOR NETWORKS
A. INTRODUCTION TO SWITCHED CAPACITORS
In semiconductor fabrication, it is very difficult to control the exact thickness, length,
and width of the materials used in fabricating resistors. As a result, there are often large
variations in the values of resistance implemented in VLSI designs. A resistor is relatively-
simple to create, but its value can vary up to 50%. The resistance of a uniform slab of
conducting material may be expressed as
\ohms (Eq. 3.1)
where p = resistivity, t = thickness, 1 = conductor length, and w = conductor width. One
method used, which provides good results, is laser trimming, but it is very expensive and still
not exact. The switched capacitor technique seeks to replace the resistor in the circuit in order
to provide a more accurate design. In today's VLSI designs, CMOS capacitors can be
constructed within a tolerance of 0.1%. In order to tie together this discussion on component
variations, the following example is presented. The filter center frequency for a given filter is
set by the following RC product:
*>.=— (Eq-3.2)
Certainly ifR varies by as much as 50%, then 0) will also vary by as much as 50%. For
precision designs one needs accurate values for all components. A designer will also require a
predictable integrated circuit (IC) fabrication process [6]. The first step toward achieving very
accurate parameter values is to realize 0)Q using a ratio of capacitors. In the following, it will be






where fc is the switching frequency. Therefore,
CQ„ =
1
% C C-%/.. (Eq. 3.4)
Thus, ifwe can implement a resistor with a switched capacitance then the large variation in
center frequency can be eliminated.
Switched capacitor circuits operate on the principle that capacitors store a charge Q
with a potential difference V. With a slight bias in one direction to achieve a net transfer of
charge, one can achieve electric current flow. Therefore, if a capacitor CR is connected to a
node with voltage Va , it stores Qa = CRVa . When connecting it to a subsequent node with
voltage Vb, the capacitor will recharge to Qb = CRVb . The charge transferred from Va to Vb is
AQ = Qa -Qb =CR (va -Vb ).
Figure 3.1 illustrates the switched capacitor network, with, the switch being clocked on and off
v, -
sw
o o- o V,
Figure 3.1: Switch Capacitor Network
20
at a rate fc = j/C . The clock frequency has to be much greater than the highest frequency
component \fc » f ) of the input signal. As a consequence, the voltage signals will not
change significantly over a switching period. Therefore, the average rate of transfer of charge
Q over the period T is considered current flow and may be expressed by
I=^- = AQfc = fcCR (v, -V2 ) (Eq. 3.5)
Dividing the potential difference by I, we obtain the expression for resistance
V -V 1
R = - - = (Eq.3.6)
I fccR
Actual implementation of the previous switching circuit is shown in Figure 3.2, where two
Metal Oxide Semiconductor (MOS) switches are used to accomplish the switching task. This
circuit requires two non-overlapping clock signals, Oj and 2 , as depicted in Figure 3.3. The
MOS transistors are switched on (T for closed) and off CO' for open). In Figure 3.2, when
















Figure 3.3: Non-Overlapping Clock Output
the value Va(nT). The capacitor then transfers all of the charge to node Vb t seconds later
when switch S2is closed. In order for this to work properly, the non-overlapping two-phase
clock of Figure 3.3 is required to prevent a direct short circuit that may occur if both switches
are closed simultaneously [1].
B. THE TWO-PHASE NON-OVERLAPPING CLOCK DESIGN
The two-phase clock is one of the most important parts of the Complementary Metal
Oxide Semiconductor (CMOS) switched capacitor GIC filter design. MOS and CMOS devices
will be discussed in detail in Chapter VI. The clock has to be non-overlapping and must have a












Figure 3.4: Two-Phase Non-Overlapping Clock Circuit
non-overlapping clock circuit. This design is based on a cross-coupled RS flip-flop. The
external elk input is fed into an inverter and a NOR gate, producing opposite signals through
the flip-flop. [7]
During initial Spice simulations the speed of each inverter pair was adjusted to ensure
non-overlapping clock outputs. The speed of the inverters was adjusted by the size ofNMOS
























Figure 3.5: Spice Two-Phase Non-Overlapping Clock Schematic
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Simulation of the two-phase clock was initiated with an input clock pulse of +5 volts at
a frequency of 1 MHz. This clock enabled the overall circuit to provide two separate clock
signals. The two signals were even and odd phases, non-overlapping at 1 MHz and are shown
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Figure 3.6: Two-Phase Non-Overlapping Clock Spice Simulation Output
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• C:\Mickey\thesis\Thesis_l\2PH_CLK\Clk_2p.sch
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Figure 3.7: a). Input Clock Signal b). The Magnified Spice Output of the Two-Phase
Non-Overlapping Clock
C:\Mickey\thesis\Thesis_l\2PH_CLK\clk_2p.ach















Sus 0.980us 0.990US l.OOOus l.OlOus 1.020US
V(M4:d) o V(M14:d)
Time
Date : November 07, 1997 Page 1 Time : 09:41:25
Figure 3.8: The Magnified Spice Output of the Two-Phase Non-Overlapping Clock
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C. CONTINUOUS/DISCRETE
Since switched capacitor networks use sampled-data techniques similar to digital filter
applications, the z-transform is the appropriate analysis tool. When applying the z-domain
analysis to a continuous system, the transformation must be such that it maintains the
s-domain equivalency. Ifwe consider a model of a continuous-time filter with a transfer
function Ha(sa), the system response is then determined by the following system of first-order
differential equations
dx (t) / \
-£l = gi (t), i=l,2,...,N. (Eq.3.7)
where x, are the state variables of the filter. The g(t) terms are the linear functions of the state
variables x,(t) and the input signal. Using the Laplace transformation, we obtain from (Eq. 3.7)
SaXi(Sa) = G,(Sa), i =1, 2, .., N. (Eq. 3.8)
where xi(t) = for t < and an analog model is indicated by using the subscript (a) [9].
Equations of a sampled-data system, which can realize the same continuous-time filter
previously mentioned, are related to each other by a first-order difference equation. The
difference equation can be found by integrating (Eq. 3.8) and using (n-l)T and nT as the limits
of integration. The integration yields







- &* 3 -9)
The approximation of the integral may be accomplished using either Euler or
trapezoidal formulas. In general, the trapezoidal formulas are more accurate. This method can
be used if the area under the curve for \n — \)T < t < nT is approximately that of a trapezoid.




g|.(^=^b r.(nT-r)+^.(nr)].J(,n-l)T 7 (Eq. 3.10)
Therefore, from (Eq. 3.9) and (Eq. 3.10), the following equation holds:
^(nr)-^(nr-r)=-^(nr-r)+g,.(nr)].
A graphical representation of the trapezoidal method is illustrated in Figure 3.
^k,(nT-T)+ g,(nT)]
Figure 3.9: Trapezoidal Integration Technique






T z + l
By using the trapezoidal integration technique (the Bilinear Transform), designers can show a
relationship between the variable s in the s-domain and the variable z in the z-domain. In
particular,
2 z-\
s„ = (Eq. 3.13)
T z + \
There are two requirements for the transformation method. The first requirement is to
map stable s-domain functions into stable z-domain functions. The second requires mapping
the jco — axis in the s-plane to the unit circle in the z-domain. The first of these requirements
28
ensures the network stability. The second of these requirements will ensure the preservation of
gain response. A designer can test the ability of the transformation techniques to meet the
requirements by setting s = —<7 + JCO and analyzing z for different stable values of s.





= 1 (Eq. 3.14)
Stable s-plane poles are mapped into stable z-domain poles by using the above bilinear
transformation method. This same method also maps the s-plane JO) — axis to the unit circle
in the z-plane. Figure 3.10 shows the results of the bilinear transformation. This technique is
considered to be satisfactory for performing the mapping function. The bilinear transformation









Figure 3.10: Bilinear Transformation Results
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D. BILINEAR TRANSFORMATION SIDE EFFECTS
The transformation from the s-domain to the z-domain has some drawbacks. Even
though the mapping of s-plane poles to z-plane poles meet the aforementioned requirements,













-i- = tan— (Eq.3.16)
Further, solving (Eq. 3.16) for CO , we get
2 ScoT'
co = — tan"
1
-s- (Eq.3.17)
The difference between a given frequency in either network, analog or switched capacitor, is
described in (Eq. 3.17). The major drawback, commonly called warping, comes from the
transformation of a straight line from the s-domain to the unit circle in the z-domain. The
designer needs to minimize potential warping by maintaining a clock frequency at least ten
times greater than that of the analog signal frequency [10].
E. THE BILINEAR SWITCHED CAPACITOR RESISTOR
This section covers the development of the floating bilinear switched capacitor resistor.
This type of resistor is used in the implementation of the GIC filter. The switched capacitor
network depicted in Figure 3.1 1 will be studied using nodal analysis. The 'e' in the Figure
30
denotes 'even phase' while 'o' denotes 'odd phase'. As illustrated in Figure 3.11, two separate








Figure 3.11: Floating Bilinear Resistor
the 'e' switches are closed. The clock period shown in Figure 3.7a is denoted by T , where the
period T =y~ . The sampling rate is kT where Aq(kT) represents the instantaneous charge at
either node for the even and odd sampling periods.
For even kT times:
Aq; (kT) = Cv\ (kT)- Cv° [(k - \)T}- Cv\ (kT)- Cv° [(k - \)r]
Aq\ (kT) = Cv\ (kT)- Cv°2 [(k - l)r]- Cv{ (kT)- Cv° [(k - l)r]
For odd kT times:
Aq° (kT) = Cv° (kT)- Cv{ [(k - lfi]- Cv° (kT)- Cv e2 [(k - \)r]
Aq° (kT) = Cv°2 (kT)-Cv
e






From the z-transform, where Z[u(kT)]= U(z) and Z[u[(k - l)r]]= z ' 2U(z), the
nodal charge equations can be found. With Q=CV, the charge equations for the floating







°(z)-(cV'(z)+ Cz~y2V2°(z)) (Eq. 3.22)





e (z)- (CV° (z)+ Cz~YlV
e
2 (zj) (Eq. 3.23)




The above equations can be simplified by adding the two equations governing each node.
AG, (z) = cf 1 + z~^V (z)- cfl + z~Yl V2 (z) (Eq. 3.26)
A<22 (z)=C^l + z"X y2 (z)-C^l + z^yi fe)
(Eq.3.27)
Reducing (Eq. 3.26) and (Eq. 3.27), we get
AG, (z)= ERft (z))- raft (z)), (Eq. 3.28)
Afi2 (z)= raft2 (z))-raft (z)). (Eq. 3.29)
Combining the above equations, we obtain
AG
1
-AG2 = [(raft(z))-raft(z)))-(raft(z))-raft(z)))] (Eq.3.30)
AG = raAV, - YRAV2 (Eq. 3.31)
Given that z = e^ for a half clock cycle, (Eq. 3.32) is obtained:
YR = c(\ + z~y2 ) (Eq.3.32)
32
/On the other hand, given z = e for a full clock cycle:
YR = c(l + z~
}
) (Eq. 3.33)
Before finishing the nodal analysis on the floating bilinear resistor, we.must first find
the element transformations for each component The following element transformations can
be found in Ref. [10, 11]. It can be shown that due to the sampling the switch capacitor
networks are time dependent. Studying the current and voltage relationship across a resistor,










C(l + z-) Gz{\ + z~ l )
2 4L(l-z~ l )
Table 3.1: Z-domain Scaled Admittances (from Ref. [11])
Now using the bilinear resistor equation from Table 3.1,
Gt(\ + z~ 1 )-»V\
,
and setting it
equal to the admittance of a resistor [11], the following simplification can occur. Equation 3.35
shows that a desired admittance can be achieved with appropriate clock frequencies.
For half a clock cycle:
Grjl + z' 1 )






and for a full clock cycle:
1
(Eq. 3.36)
The GIC or switched capacitor filter network can be realized best by reducing the warping
effects and then choosing a capacitor to fit your circuit.
F. SPICE SIMULATION OF THE BILINEAR SWITCHED CAPACITOR
RESISTOR
Two transistors biased on and off with the non-overlapping clock signals Oj and <J>
2



































Figure 3.12: Bilinear Switched Capacitor Resistor
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and 2 respectively. The Spice simulation was initiated with the two phase non-overlapping












For the given circuit considered, the resistance network yields a voltage divider that will
theoretically scale the input by one half. With an input sine wave of lOOmV, it can be
concluded that a 50mV output is expected. The Spice simulation schematic is shown in Figure
3.13, and the simulation output results are shown in Figure 3.14. The output is indeed one half
the input, thus validating (Eq. 3.37). An additional simulation was completed with the
following changes: the clock frequency is increased to 200 kHz and the switched capacitance is
decreased to 0.5nf. Again the output shows a fifty-percent reduction in the input signal at the
(see Figure 3.15) output. The Spice netlist and output files for these simulations are listed in
Appendix B. [8]
The next Chapter introduces the operational amplifier and why we chose the
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Figure 3.13: Spice Simulation of the Bilinear Switched Capacitor Resistor
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Date/Time run: 02/16/98 12:4
C:\Mickey\thes19\Thes1s Simulations\Topology\SW_Cap_3b. sch
Temperature: 27.0
ate: February 16, 1998 Page 1 Time: 12:42:08
Figure 3.14: Spice Simulation Output of the Bilinear Switched Capacitor Resistor with
fc =100kHzandCR =lnf
* C:\Mickey\thesis\Thesis Siraulations\Topology\SW_Cap_3-sch
Data/Tima run: 02/16/98 11:59:50 Temperature: 27.0
2us
<- V(R5:2) o V(V10:»)
(A) SW_Cap_3.dat
Date: February 16. 1998 Page 1 Time: 12:02:03
Figure 3.15: Spice Simulation Output of the Bilinear Switched Capacitor Resistor with
fc = 200 kHz and Cr = 0.5 nf
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IV. THE OPERATIONAL AMPLIFIER
A. INTRODUCTION
In 1 965, Fairchild Semiconductor introduced the JJA109 , the first widely used
monolithic OP AMP. Although highly successful, this first generation OP AMP had many
disadvantages. This led to the development of a more improved OP AMP known as the
/L4741 in 1970. Because it is inexpensive and easy to use, the /JA741 has been widely used in
numerous applications. Many other 741 -derived designs have appeared from various
manufacturers. Inevitably, general purpose OP AMPs were redesigned to optimize or add
certain features. Special function ICs that contain more than a single OP AMP were developed
to perform complex functions such as a flash AD converter. One should expect to see a
continued rapid development of more and more highly complex integrated circuits on a single
microchip. These chips will continue to combine OP AMPs with digital circuitry. In fact, with
improved Very Large-Scale Integrated (VLSI) technology, it is inevitable that entire systems
will be fabricated on a single chip. [5]
B. EXAMINING THE OPERATIONAL AMPLIFIER
Real OP AMPs depart from the ideal in two important ways: limitations on operating
frequency (bandwidth) and on output voltage swing (usually closely related to the voltage
supplied). The following nine subsections define terms associated with OP AMP
characterization.
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1. Input Bias Current
lB2
LB1
Figure 4.1: Circuit Symbol For The OP AMP
Ideally the input bias currents (/ Bi ) and (i B2 ) should be zero (referring to Figure 4.1),
but in real-world applications the OP AMP requires small dc currents for operation. Typical
values are 10 to 100 nA for bipolar input devices, and less than 0.001 pA for MOSFET input
devices. The average value I B is defined as the input bias current.






The difference between the two input bias currents is called input offset current and is defined
as
* os
~ V B\ * B2\ (Eq. 4.2)
For example, for the 741 OP AMP, the input bias current is on the order of 40 nA and the
input offset current is on the order of 5 nA.
2. Input Offset Voltage
Given that there is no differential voltage between the inverting and non-inverting
inputs of the OP AMP, ideally there would be no output voltage. However, OP AMPs
generally require several mV of differential input to zero out the output. This nulling input
signal is defined as input offset voltage, v
os
. It ranges from 1 to 5 mV for bipolar input devices
and 1 to 20 mV for FET devices.
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3. Common Mode Rejection Ratio (CMRR)
A common-mode signal is a signal common to both inputs of the OP AMP
simultaneously. This can be expressed by connecting both inputs together as shown in Figure
4.2 and supplying an input signal vjn . The CMRR is evaluated from
Figure 4.2: CMRR Circuit
CMRR = 20 log (Eq. 4.3)
where A is the differential gain of the open-loop OP AMP and Acm is the ratio y . The
/ in
CMRR is a measure of the ability of an operational amplifier to reject signals, such as noise,
present simultaneously at both inputs.
4. Input Impedance
The ratio of input voltage to input current is called the input impedance. For an ideal
amplifier, it should be infinite, but typically it ranges from 100 kQ to 2 MQ for the 741 OP
AMP and essentially infinite for CMOS OP AMPs.
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5. Output Impedance
Output impedance is the ratio of open-circuit output voltage to short circuit output
current. For an ideal amplifier, it should be zero, but typically it ranges from 40 to 100 Q. for
bipolar OP AMPs. For a real MOS OP AMP output impedance is usually resistive and on the
orderofl00to5,000Q.
6. Frequency Response
The frequency response characteristics of an OP AMP is a vital operating parameter.
Because of stray parasitic capacitance, the open-loop transfer function of an OP AMP has
additional poles. For the 741 OP AMP, these poles are typically at 2-3 MHz and 8 MHz. A
741 OP AMP rolls off at -20-dB/decade (typical for internally compensated) with a
bandwidth of 1 MHz. This effect can be described in terms of the Unity Gain Bandwidth,
which is defined as being the frequency at which the frequency response magnitude is equal to
unity. Typical values for MOS OP AMPs are in the range of 1-10 MHz. Measuring the Unity








particular, the output is measured following the application of a large input signal (a prefect
step input function). Typical values are on the order of a few /.. For MOS OP AMPS, slew
rates of 1 -20 "/.. can be obtained.
/lis
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8. Finite DC Gain
For practical OP AMPS, dc voltage gain is finite. Actual values for low frequency and
small signals range from an absolute value of 100 to 106 .
Gain(dB) = 20 log-*- (Eq. 4.4)
9. Finite Linear Range
The linear relationship between the input and output voltages are only valid for a finite
range. This range can be equal to a value just below the dc power supplied to the OP AMP





Figure 4.3: OP AMP Connected To Dc Power Supply
supply and -11 V for the negative supply. This value is not constant for all OP AMPs and each
type of OP AMP has a different linear range. Finite linear range is the maximum output
voltage without clipping.
C. METAL OXIDE SEMICONDUCTOR (MOS) OPERATIONAL
AMPLIFIER
MOS OP AMPs consist of a number of metal-oxide-semiconductor field effect
transistors (MOSFET). Upon superimposing several layers of conducting, insulating and
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transistor forming material together, semiconductor fabricators can realize electronic
components such as OP AMPs. These OP AMPs have virtually no resistors or other
components with the exception of the MOSFETs. This technology is increasing in popularity
because MOSFET elements permit a much greater complexity and take up less chip space
(chip real estate). This facilitates more complex circuitry, smaller gate sizes, and faster speeds in
the same amount of area. The function of the MOSFET differs from that of a PNP transistor
because Bipolar Junction Transistors (BJT) are current devices and MOSFETs are voltage-
controlled devices. The MOSFET is turned on with an applied electric field created by the gate
voltage. The MOS transistor is turned on and off by the gate controlling the passage of current
between the source and the drain. This process will be discussed in-depth in Chapter VI.
D. TESTING THE OPERATIONAL AMPLIFIER
Silvernagle initially developed the operational amplifier considered in this thesis.
However, the layout in Cadence was completed without the aid of Silvernagle's OP AMP
layout. The schematic of the OP AMP is shown in Figure 4.4, and the VLSI layout is shown in










































Figure 4.4: Schematic View OfThe Silvernagle Operational Amplifier
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An ideal OP AMP (Figure 4.5) may be modeled as a voltage-controlled voltage source
with an infinite voltage gain. The input resistance is considered to be infinite and the output
Figure 4.5: Ideal OP AMP
resistance is considered to be zero. Unfortunately, Spice does not allow infinite values, so the
infinite gain voltage source can not be modeled as such. A designer must compromise and use
a finite voltage gain around 10 yd . When these constraints are used on the OP AMP, it can
no longer be called ideal, but rather pseudo-ideal [8].
The simulation schematic in Spice is shown in Figure 4.6. This circuit was investigated
by applying a 0.1 mV input sine wave at 100 Hz. This input signal was supplied to the positive
input terminal with the negative input terminal grounded. It is anticipated that the OP AMP
45
Figure 4.6: Silvernagle OP AMP Simulation In Spice
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will amplify the input by a factor of at least 1000 times. Results of this investigation are
documented in Figure 4.7.. Once it was determined the circuit was operating correcdy it was
then tested for slew rate and Gain-Band-Width Product (GBWP) [8].
Date/Time run: 02/07/97 08:45:03
• C:\MSIM63A\OPAMP\OPAMPl.SCH
Temperature : 27.0
(A) C:\MSIM63A\OPAMP\OPAMPl . DAT
Time
Date: February 07, 1997 Page 1 Time: 08:47:17
Figure 4.7: Spice Output Signal From The Silvernagle OP AMP
A cause of non-linear distortion is slew rate. A designer can find the slew-rate by
applying a progressively larger step input into the OP AMP, with the OP AMP in a unity-gain
follower configuration, as shown in Figure 4.8 where /?, = °° and R2 = . The resulting
output should show a linear slope when compared to the input step. The results should closely
mimic the plots illustrated in Figure 4.9.
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1
Figure 4.8: Non-Inverting Configuration
The following derivation shows mathematically how a step input can uncover slew-rate in an





where (Eq. 4.5) is a non-inverting amplifier configuration. Upon setting 1^=0 and R,= <*= , the







The output response, given a step input, is given by the following equation.
v,W=vi-«'/r (Eq. 4.7)













Figure 4.9: Slew Rate With Step Input A) Step Input B) Output With V
;
Small
C) Output With V; Large
Slew-rate limiting caused from sinusoidal inputs is also a problem for OP AMPs.







we obtain the derivative of the input signal as
dvj
dt
= coVcoscot (Eq. 4.9)









Figure 4.10: Slew Rate With Sinusoidal Input
Internal amplifier saturation effects are one cause of slew-rate limiting, which will
ultimately determine the high-frequency operation of the OP AMP. The slew-rate test was
performed in Spice with the circuit schematic illustrated in Figure 4.1 1. The observed slew rate
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Figure 4.11: Spice Unity-Gain Simulation
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Type ofTest OP AMP Results
Slew Rate
Rising Edge LF411ACN 12.81V/usec
Silvernagle 3.85V/usec
10101 BPC (741) 1 .26V/usec
Table 4.1: Test Results For Slew Rate Lirniting
The next simulation performed with Spice was the gain band-width-product test. The
simulation in Spice was configured as detailed in Figure 4.6 with an input sinusoid of .lmV at
100 Hz. Using the AC sweep function from 10 Hz to 1 MHz with 100 step size, the gain
band-width-product was then plotted using the add trace feature and with the gain =
dB V
V,
The gain band-width-product of the Silvernagle OP AMP is shown in Figure
4.12. The results from testing the Silvernagle and other OP AMPs are listed in Table 4.2. The
Silvernagle OP AMP compared favorably with the other commercial OP AMPs. [8]
It was determined as the result of testing that the Silvernagle OP AMP outperformed
the 741 OP AMP in both slew rate and unity gain-band-width while complexity remained the
same. Therefore, the Silvernagle OP AMP was chosen as a suitable choice for integration. The
next chapter details the design of the programmable GIC filter.
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* C:\Mickey\thesis\Thesis Simulations \OpAmp\Opampl . sch
Date/Time run: 02/19/98 14:10:53 Temperature: 27.0
Date: February 19, 1996 Page 1 Time: 14:19:56
Figure 4.12: Silvernagle Opamp Gain Bandwidth Product
Type of Test OPAMP
Gain Band-width Product LF411ACN 7.15 MHz
Silvernagle 2.13MHz, fM =41\.12Hz
10101 BPC 0.9 MHz
Table 4.2: Test Results For Gain Bandwidth Product
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V. DESIGNING THE GENERALIZED IMMITTANCE
CONVERTER FILTER
A. INTRODUCTION
This research project has two goals. The first goal is to conduct simulations and
build a programmable switched capacitor GIC filter on a wire-wrap board for testing. The
second goal is to apply the knowledge gained from testing to enable integration of the filter
onto a chip.
B. PROGRAMMABILITY
One of the many advantages of switched capacitor filters is the ease with which they
can be programmed to perform different functions. However, in order to completely
understand the advantage offered by switched capacitor filters, the following several
concepts must first be examined. The center frequency and quality factor for the GIC filter
are given by (Eq. 5.1) and (Eq. 5.2):
">„=§ (Eq-5.1)
G,=7T (Eq.5.2)
where G is the bilinear switched capacitor admittance, G is the quality capacitor
































and C , the designer has
the ability to adjust the quality factor \Qp ) of the circuit, the corner frequency [f ) and
even the filter type.
C. PROGRAMMABLE FILTER TOPOLOGY
The intended design must be capable of realizing the four filter types: high-pass, low-
pass, band-pass and notch. A proposed control scheme for this design uses a two-bit signal,
shown in Figure 5.1. The programmable GIC control circuits used an eight-switch DIP
package for switches S, through S 8 . The desired filter type is set by the particular switch
combination.
To realize the four topologies of the GIC filter shown in Figure 5.2, the admittances
must be replaced with the discrete values found in Table 5.1. These components consist of
admittance G, admittance G and capacitor admittance C. The digital logic controls the
placement of the components through the use of digital Quad Bilateral Switches
(CD4066BC). The components that make up the digital logic are NAND gates











Figure 5.1: Digital Circuit Topology
Figure 5.2: Generalized Immittance Converter
Filter
Type
Yl Y2 Y3 Y4 Y5 Y6 Y7 Y8
Lowpass G C C+G/QP G G O G
Highpass G G C G G C G/Qp
Bandpass G G C G G G/QP C
Notch G G C G G C G/Qp
Table 5.1: GIC Filter Admittance Values
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Figure 5.3 shows that there are 18 switches to control [11, 14]. These 18 digital
switches can be configured in different arrangements to realize the four-desired filter types.
Given the proper digital logic, the four different filter topologies are obtainable through only
2-bits of information. The active switch positions for each topology are shown in Table 5.2.
The data sheets for all of these components are listed in Appendix A.
s, s2 Topology Active Switc ties
Notch Filter S2 S3 S6 S10 S12 S14 S15 S18
1 Fiigh-Pass Filter SI S3 S6 S10 S12 S14 S16 S17
1 Band-Pass Filter SI S3 S7 S9 S12 S14 S16 S17
1 1 Low-Pass Filter S2 S4 S5 S8 Sll S13 S16 S18
Table 5.2: Truth Table For Programmable Topology
58
1 —o^o , &^S2
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S9 iS10
Figure 5.3: GIC Filter With Programmable Topology
D. PROGRAMMABLE POLE FREQUENCY TOPOLOGY
Programming the filter pole frequency was accomplished by using the circuit shown
in Figure 5.4. Using a three-bit control signal, implemented with DIP switches S6 , S7 , and S8 ,
the designer is able to control six digital switches that provide up to eight separate pole
frequencies. As demonstrated in Figure 5.5 each switch, S6 , S7 , and S8 , activates two digital
switches simultaneously. The DIP switches direcdy control a bank of parallel connected
capacitors. The value C
f
represents a unit capacitance of 3000 pF where 2C
f
and 4Cf
represent 6000 pF and 12000 pF, respectively. The digital switches are realized through the
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Figure 5.5: Digital Logic Circuit for Pole Frequency
The DIP switch position and corresponding pole frequency are shown in Table 5.2.
Because of the warping effect described in chapter three the clock frequency should be
approximately 1 times the pole corner frequency, but due to limitations encountered with
the digital switches on the wire-wrap board 1 00 kHz was the highest clock frequency which
provided adequate results. The results anticipated from the fabricated semiconductor chip
should allow the clock frequency to be > 1 MHz. [11, 14]
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s6 s7 s8 Active Switches Capacitance Frequency
None C = 3nF 90.00 kHz
1 S19,S22 2C= 6nF 51.60 kHz
1 S20, S23 3C= 9nF 35.40 kHz
1 1 S19,S20,S22,S23 4C = 12nF 26.55 kHz
1 S21, S24 5C = 15nF 22.80 kHz
1 1 S19, S21, S22, S24 6C = 18nF 18.45 kHz
1 1 S20, S21, S23, S24 7C = 21nF 15.60 kHz
1 1 1 SI 9, S20, S21, S22, S23, S24 8C = 24nF 13.95 kHz
























Figure 5.6: GIC Filter With Programmable Topology And Pole Frequency
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E. PROGRAMMABLE POLE QUALITY FACTOR TOPOLOGY
The pole quality factor is programmed by a three-bit control signal from DIP
switches S3, S4 , and S5 . This allows the selection of eight different pole quality factors over
the range of 0.8 < Qp < 5.0 . The pole quality factor circuit is realized through the use of
five unit capacitors (C J and a network of switches and digital control logic (shown in




C, C, iJV ' o
I
Figure 5.7: Network For Quality Factor
quality factor, Q , to minimize the amount of digital control logic as shown in Figure 5.8. It
should be noted that by adding levels of selectivity to the circuit, the maximum pole quality

















Figure 5.8: Digital Logic Circuit For Quality Factor
TheQ s3 s4 s5 S45 S46 S47 S48 S49 S50 S51
0.8 1 1 1 1 1 1
1 1 1 1
2 1 1 X X 1
3 1 1 1 1 1 1
4 1 1 1 1 X
5 1 1 1
Table 5.4: Quality Factor
The control signals are selected to provide a simplified digital logic circuit. Table 5.4
describes the state of the switches for each control signal and the resulting pole quality
factor. Figure 5.9 shows a programmable GIC filter with digital switches and components
that will realize the filter type, center or cutoff frequency and the quality factor. A complete
and tested Programmable General Immittance Converter filter is shown in Appendix A.
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Figure 5.9: GIC Filter With Programmable Topology, Pole Frequency And
Quality Factor
F. CONSTRUCTING AND TESTING OF THE PROGRAMMABLE
GIC CIRCUIT
The components were selected so that the circuit of Figure 5.9 could realize a
second-order GIC filter with the following programmability:
• Filter Topology
• Pole Frequency
• Pole Quality Factor
As seen in the circuit layout of Appendix A, the OP AMPS used are LF41 1ACN and the
capacitors for the bilinear and variable bilinear resistors are 3 nF. The clock speed was set
for 100 kHz. Using a HP 3585B Spectrum Analyzer, two sets of output responses were
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generated. The first data set is compared at different frequency values where Q=5. The
second set of output responses is compared with the frequency constant (~8.8 kHz) and Q
is varied. The output graphs appear as anticipated and are recorded in Appendix A. The next





The second goal of this research project was to integrate a programmable
Generalized Immittance Converter (GIC) filter into a semiconductor chip. The design
considerations of this chapter combine the GIC filter material discussed in Chapter II, the
switched capacitors techniques introduced in Chapter III, the operational amplifier details
presented in Chapter IV, the networks that achieve GIC programmability as detailed in
Chapter V, and the design limitations encountered in Very Large Scale Integration (VLSI).
B. SEMICONDUCTORS
Silicon (SI) in its pure state has a resistive property somewhat like an insulator and is
essential for the Metal Oxide Silicon (MOS) process. The reason for using SI is that it is
abundantly available and can be manufactured to a very high purity level. As shown in
Figure 6.1 an atom of pure silicon has a total of fourteen electrons, four of which are in the
















Figure 6.1: Bohr concept of an Atom of Silicon
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The central silicon atom in Figure 6.2 is shown as sharing electrons from each of the
four neighboring silicon atoms. Each of the four neighboring atoms, in turn, is sharing one
of the electrons of the central atom's valence shell for bonding purposes. Thus, none of the
atoms exclusively have eight electrons in its valence shell but shares electrons with
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Figure 6.2: Depiction of Covalent Bonding in Silicon Atoms
A valence electron in a neighboring atom can leave its covalent bond quite easily to
fill a hole. When the free electron leaves its bond, a hole is left behind. The hole has
effectively moved in the opposite direction. This process can continue, with the holes
moving to the right as electrons progress to the left. Thus, this mechanism does not involve
the movement of positive charge or holes only. The charge motion, or current, in pure
silicon is the sum of the free electron flow and the hole flow.
Pure intrinsic silicon has very low conductivity, and thus it is classified as an
insulator. The conductivity can be increased significantly, making the silicon a
semiconductor, by the addition of certain materials known as impurities or doping agents.
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The silicon is then called extrinsic, or a doped semiconductor. The added impurities are
either pentavalent (5 valence electrons) or trivalent atoms (3 valence electrons).
Phosphorus is a pentavalent material it has five electrons in its outer valence shell.
When a small percentage of phosphorus is added to pure silicon, the phosphorus atoms
displace some of the silicon atoms, forming the arrangement shown in Figure 6.3. Since only
Pentavalent atom
Extra Electron
Figure 6.3: N-Type Semiconductor
four of the five electrons are needed for covalent bonding, one electron is donated to the
crystalline structure. At room temperature, this fifth unbonded electron is easily detached
from its parent atom to become a free electron. The phosphorus impurity is called a donor
n-type impurity material. The atom itself is ionized, acquiring a bond positive charge that is
not free to move.
The next in the process involves the addition of aluminum, a trivalent impurity, to
silicon. Since there are only three electrons in the aluminum atom's valence shell, the
substitution of an aluminum atom for a silicon atom leaves an incomplete bond. This bond
is usually completed when a neighboring silicon atom donates an electron. The aluminum
atom thus acquires a bound negative charge, and a hole is left where the electron came from
as shown in Figure 6.4. Since the aluminum atom has created a hole that can accept
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electrons, aluminum is known as an acceptor impurity. The aluminum impurity has caused
the p-type silicon to have many more holes than free electrons.
Trivalent atom
Hole
Figure 6.4: P-Type Semiconductor
The majority carrier in the n-type material is the electron and holes are the majority
carrier for the p-type silicon. The n-type and p-type silicon materials have much greater
conductivity then that of pure silicon. [6]
C. METAL OXIDE SILICON TRANSISTORS
Layers of p-type silicon, n-type silicon, silicon dioxide (an insulator), polysilicon
(doped SI) and metal creates the MOS structure. A very thin smooth layered circular wafer
of p-type or n-type silicon forms the substrate (also known as bulk) structure. The substrate
of a wafer and polysilicon has the same crystal structure. As a result, polysilicon can be
grown in very thin smooth layers while still maintaining its structural integrity. Lacing
polysilicon with metal reduces its high resistivity to create a non-uniform polysilicon. The
non-uniform polysilicon is frequendy used as a conductor and is used to construct gates and
capacitor plates.
An N-type Metal Oxide Silicon (NMOS) transistor is illustrated in Figure 6.5. The





Figure 6.5: NMOS Transistor
heavily doped n+ regions, called the source and the drain, are diffused. Between these two
regions lies a narrow region of p-type substrate, called the channel, covered by a polysilicon
gate. A thin layer of silicon dioxide (Si02) insulates the channel from the gate. If a positive
voltage is applied between the source and the drain (V^ ), with the gate bias zero, no current
will flow (only in enhancement mode devices). But if sufficient positive voltage is applied to






Figure 6.6: Current Flow for an N-Channel Enhancement Mode Transistor
A p-type Metal Oxide Silicon (PMOS) transistor is fabricated on an n-type substrate
with p
+ regions for the drain and source, and hole flow for current. A PMOS transistor
operates on the same principle as the NMOS except that the required voltages for vG5 and
vDS are negative and the threshold voltage vt is negative. The PMOS transistor is illustrated
in Figure 6.7. A p-channel transistor will turn off when the gate is grounded, and a positive
voltage is applied to the source. A negative gate voltage draws holes into the region below
the gate, resulting in the channel changing from n-type to p-type. With this a conduction
path is created between the source and drain allowing current to flow [6].
As the name implies, Complementary Metal Oxide Silicon (CMOS) technology
employs MOS transistors of both polarities. Although CMOS circuits are somewhat more
difficult to fabricate than NMOS, the availability of complementary devices makes possible
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N-doped semiconductor substrate
Figure 6.8: Cross Section of a CMOS Integrated Circuit
DESIGN LIMITATIONS
A parasitic circuit effect called latchup exists in CMOS technology. At a minimum
this type of effect would require a power down to reset the device, but the worst case would
result in the destruction of the chip as a result of shorting the power supply lines. In earlier
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manufacturing of CMOS devices, latch-up was a significant problem, but today it has been
almost eliminated by following a few basic rules that are summarized in this section.
The reason latchup occurs may be explained by reviewing the CMOS inverter
structure shown in Figure 6.9. The inverter is constructed with NMOS and PMOS
transistors and a parasitic circuit made up of a npn-transistor, a pnp-transistor, and two
resistors. Under certain conditions, the parasitic circuit looks and responds very similar to
that of a Silicon Controlled Rectifier (SCR). It possesses a voltage and current characteristics
that above a "critical voltage (known as the triggerpoint) the circuit snaps and draws a large current while
maintaining a low voltage across the terminals also know as the holding voltage" [7]. This is obviously a











Figure 6.9: CMOS Inverter
The key to reducing the occurrence of latchup is the additional placement of
substrate contacts, which are contacts that connect the substrate (or bulk) to the appropriate
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supply source Vss or Vdd. Eliminating latch-up can be accomplished by designing in
accordance with Principles ofCMOS VLSI Design [7], as described below:
• Every well (either p- or n- substrate) must have a substrate contact (a contact is a
physical connection) of the appropriate supply source Vss or Vdd.
• Every substrate contact should be connected to metal directly to a supply pad.
• Place the substrate contacts as close as possible to the source connection of the
transistors. This reduces the value of Rsubstmte and Rweu (Rsubstate and Rweu are the
byproducts of producing MOSFETS). A very conservative rule would place one
substrate contact for every supply connection.
• A less conservative rule than the above places a substrate contact for every 5-10
transistors or every 25-lOO^i . This may be applied by grouping like transistors
with a single contact or using the physical measurement of the chip in microns.
• Lay out n- and p-transistors with packing (tightly arranged) of n-devices toward
Vss and packing of p-devices toward Vdd. Avoid structures that intertwine n-
and p-devices in checkerboard styles.
Another problem is I/O latchup. A way to combat this problem is to reduce the gain
of the parasitic transistors. This can be achieved through the use of guard rings. A p+ guard
ring is placed around a n+ source/drain, while n+ guard ring is placed around a p
+
source/drain. As depicted in Figure 6.10 guard rings act as "dummy-collectors" that reduce the
gain of the parasitic transistors. These rings acting as collectors prevent minority carriers
from effecting their respective transistor base, but minority carriers can flow underneath the
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Guard Rings
Figure 6.10: a). n+ Guard Ring b). p+ Guard Ring
guard rings. However through the use of double guard rings, this effect can be eliminated.
This technique has the disadvantage of sacrificing real estate for internal structures.
The most common place for latchup to occur is in an I/O cell that produces a large
amount of current flow, such as an inverter with a heavy load. For this condition there are
two ways to remove latch-up possibilities. The first approach involves a redesign to reduce
the overall current flow and minimize parasitic effects. In the second approach, I/O latch-up
can be eliminated or reduced if the circuit is designed in accordance with Principles ofCMOS
VLSI Design [7], as described below:
• Physically separate the n- and p-driver transistors (i.e., with the bonding pad).
• Include p
+ guard rings connected to Vss around n-transistors.
• Include n+ guard rings connected to Vdd around p-transistors.
• Source diffusion regions of the n-transistors should be placed so that they lie
along equipotential lines when current flows between Vss and the p-wells; that is,
source fingers should be perpendicular to the dominant direction of current flow
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rather than parallel to it. This reduces the possibility of latchup through the n-
transistor source due to an effect called "field aiding" (the effects of parallel
metal supply lines contributing a parasitic effect).
• Shorting n-transistor source regions to the substrate and the p-transistor source
regions to the n-well with metallization along their entire lengths will aid in
preventing either of the transistor junctions from becoming forward-biased and
hence reduces the contribution to latchup from these components.
• The spacing between the n-well n+ and the p-transistor source contact should be
kept to a minimum. This allows minority carriers near the parasitic pnp-transistor
emitter-base junction to be collected and reduces Rweu. The rules for the 1 fl
process (a process that the smallest transistor size can be 1 \X ) suggest one
contact for every 10 JJ, -50 JJ, (length).
• The separation between the substrate p
+ and the n-transistor source contact
should be minimized. This results in reduced minority carrier concentration near
the npn-emitter-base junction. Similar spacing to those suggested above applies
for processes in the 1 [i range.
Following the above rules should eliminate all possible latchup effects in a CMOS design.
E. CADENCE DESIGN TOOLS
When creating a new design using the Cadence software, there are seven steps that
must be completed to ensure a working circuit prior to fabrication. These seven step are
listed below:
• Creating a new library
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• Creating a cell category
• Creating a new design using Composer
• Creating a symbol with Composer
• Simulating the design with Spectre
• Creating the layout with Virtuoso
• Simulating the layout with Spectre
Tutorials and user manuals are available to supplement the details of these individual steps
[15]. Various details on the use of Cadence in circuit design are also available in Ref. [7].
F. VLSI LAYOUT
The floor-plan and pad assignment for the two programmable GIC filters and two
OP AMPS are illustrated in Figure 6.11 while the VLSI layout for the 40 pin chip is shown
in Figure 6.12. The two programmable GIC filters that are arranged in Figure 6.12 show cell
#1 located at the top of the pad ring and cell #2 located at the bottom. The two OP AMP
cell is centered between the two programmable filters. The filters were broken down into
separate sections, to help the pictorial location of the separate cells.











The higher operating frequency cells and digital logic cells were located as far away from the
analog sections as possible. This arrangement helps to reduce any possibility of latch-up. The
final layout was submitted to MOSIS for fabrication. The layout for each cell and cell
components are located in Appendix B. The final chapter will discuss the conclusions and





































Variable Bilateral #1 Variable Bilateral #2
Op Amp



































IN 2 CLK2 GND 2 PADGND
Figure 6.11: Floor Plan of a Two-Stage Programmable GIC Filter with Two OP
AMPS
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VII. CONCLUSIONS AND RECOMMENDATIONS
A. CONCLUSIONS
The goals of this research were to design and implement a VLSI, digitally
programmable, two-stage, Generalized Immittance Converter Filter using the Cadence
design tool software package. This programmable filter product will be very beneficial in
applications involving signal processing, controls and communications systems. Once
fabricated, these semiconductor chips can be used for studying the effects of stray
capacitance on the integrated circuit design. The testing of the filters can add to the research
data and help further the use of bilinear-switched capacitors in integrated filter designs.
Testing these microchips can also demonstrate bandwidth limitations of an integrated
programmable GIC filter.
It was mathematically shown that a circuit built with resistors could be transformed
into a new circuit using switched capacitors. Also, through the use of digital logic, the
programmability of the GIC filter was realized. Once the circuit was constructed on a wire-
wrap board and tested, it re-enforced the programmability concept of the GIC filter.
Through the use of Spice simulations, Cadence simulations and then finally a working
programmable GIC filter on a wire-wrap board, viability of the design was proved. The final
proof of concept can be achieved once the filter is fabricated on a microchip and tested.
The Cadence design tool software package was found to have several advantages
over the older software package MAGIC; however, the learning curve was steep and
significant amount of time was required to learn to use it. Cadence is a complete design tool
software package. It has its own simulation software integrated into the Virtuoso Layout
Editor. Virtuoso provides for a hierarchical integrated circuit (IC) layout that can also
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provide a verification environment that supports all IC design techniques. After laying out
the design, Cadence can simulate the layout using the same file that was used on the
schematic. This is done with Spectre, the circuit simulator that uses direct methods to
simulate analog and digital circuits. The ability to simulate either schematic or layout in the
same software package is an excellent feature. It gives the designer the ability to compare the
layout to the schematic prior to fabrication.
B. RECOMMENDATIONS
The design and simulation using the Cadence software package of the stray
insensitive GIC circuit is the initial step in the development of an analog/digital circuit on a
microchip. Increasing the knowledge base for the Cadence software package through the use
of dedicated classroom instruction will gready benefit the research and development of the
GIC filter design. Adding one or two labs (Analog/digital simulations using Cadence
software) to an already long but outstanding course, EC4870, will gready enhance a
designer's ability to achieve fabrication success.
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2. Programmable Gic Circuit Board Layout
































Ul, U2 - LF41 1ACN Operational Amplifiers U3, Ull - CD401 1 Quad Two Input NAND Gate
U4, U10, U21 - CD4049CN Hex Inverting Buffer U12 - CD4001BEX Quad Two Input Nor Gate
U5, U6, U7, U8, U9, U13, U14, U16, U16, U17, U18, U19, U20 - Quad Bilateral Switch
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B. GIC OUTPUT GRAPHS WITH Q=5
1. High Pass Filter
REF 22. 5 dBm
5 dB/DIV
MARKER 48 OBO. O Hz

















CENTER 40 OOO. O Hz
RBW 300 Hz VBW 1 KHz
SPAN BO OOO. O Hz
ST 1.8 SEC
2. Low Pass Filter
REF 21. 5 dBm
5 dB/DIV
MARKER 57 200. O Hz









CENTER 40 OOO. O Hz
RBW 300 Hz VBW 1 KHz
SPAN 80 OOO. O H:
ST 1. 8 SEC
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3. Band Pass Filter
REF 6. 5 dBm
2 dB/DIV
MARKER 48 080. Hz


















CENTER 40 OOO. O Hz
RBW 300 Hz VBW 1 KH;
SPAN 80 OOO. O Hz
ST 1.8 SEC
4. Notch Filter
REF 12. 5 dBm
2 dB/DIV
MARKER 53 BOO. O Hz
RANGE 20. O dBm 3. lO dBm









CENTER 40 OOO. O Hz
RBW 300 Hz VBW 1 KH:
SPAN SO OOO. O Hz
ST 1.8 SEC
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C. GIC OUTPUT GRAPHS WITH Q = 0.8 - 5
1. High Pass Filter
REF 16. O dBm
2 dB/DIV
MARKER 8 736. 6 Hz













(010) Q = 1
(100) Q = 2
(lll)Q = 3
(001) Q = 4










STOP 20 000. H:
ST 4. O SEC
2. Low Pass Filter
REF 19.0 dBm MARKER 8 875.9 Hz

















START 10O. O. Hz
RBW 100 Hz VBW 300 Hz
STOP 20 000. O Hz
ST 4. O SEC
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3. Band Pass Filter
REF 5. O dBm
2 dB/DIV
MARKER 8 4-97. 8 Hz
RANGE 20. dBm 2. 90 dBm
START 1O0. O Hz
RBW 100 Hz VBW 300 Hz
STOP 20 000. O H:
ST 4. O SEC
4. Notch Filter
REF 8. 5 dBm
2 dB/DIV
MARKER 9 811. 2 Hz
RANGE 20. O dBm -9. 78 dBm
(011)Q = 0.8
(010) Q=l
(100) Q = 2
(111)Q = 3
(001)Q = 4
(000) Q = 5
START 100. O Hz






D. COMPONENT DATA SHEETS
<*
National Semiconductor February 1 995
LF41 1 Low Offset, Low Drift
JFET Input Operational Amplifier
General Description
These devices are low cost high speed. JFET input opera-
tional amplifiers with very low input onset voltage and guar-
anteed input onset voltage drift. They require low supply
current yet maintain a large gain bandwidth product and fast
slew rate. In addition, well matched high voltage JFET input
devices provide very low input bias and offset currents. The
LF411 is pin compatible with the standard LM741 allowing
designers to immediately upgrade the overall performance
of existing designs.
These amplifiers may be used in applications such as high
speed integrators, fast 0/A converters, sample and hold
circuits and many other circuits requiring low input offset
voltage and drift low input bias current high input imped-
ance, high slew rate and wide bandwidth.
Features
Internally trimmed offset voltage
Input offset voltage drift
Low input bias current





Low total harmonic distortion Av= 10,
RL =10k, Vo = 20 Vp-p. BW = 20Hz-i
Low 1/f noise comer






































Typical Connection Ordering Information Connection Diagrams
LF411XY2
X indicates electrical grade
Y indicates temperature range
"M" for military
"C" for commercial








Nota: Pin 4 eonnacttd to case
Order Number LF411ACH
orLF411MH/883*









Order Number LF4 1 1 ACN,
UF411CN or LF411MJ/M3'






If Military/Aerospace specified devices are required. H Package N Package
please contact trie National Semiconductor Sales Power Dissipation
Office/Distributors for availability and specifications. (Notes 2 and 9) 670 mW 670 mw
(NotoS) Tjtnax 150*C 11S*C
LF411A LF411 gj^ 162-C/W (Still Air) 12CTC/W
Supply Voltage ±22V ±18V 65'C/W (400 LF/min
Ditferential Input Voltage ±38V ±30V Air Row)
Input Voltage Range 8jC 20*C/W
(Notel) ±19V ±1SV Operating Temp.
Output Short Circuit Range (Note 3) (Note 3)
Duration Continuous Continuous Storage Temp.
Range -65*CSTAi150*C -65'CiTAsi50*C
Lead Temp.
(Soldering, 10 sec.) 260*C 260*C
ESQ Tolerance Rating to be determined.




Mln Typ Max Mln Typ Max
Vos Input Offset Voltage Rs=-10kft, TA = 25"C 0.3 0.5 0.8 2.0 mV







"os Input Offset Current VS =±1SV
(Notes 4. 6)
T| = 25*C 25 100 25 100 pA
T,= 70'C 2 2 flA
T| = 12S'C 25 25 tiA
>a
Input Bias Current VS =±15V
(Notes 4, 6)
T|= 25'C 50 200 50 200 PA
T, = 70'C 4 4 nA
T|=125'C 50 50 nA
RlN Input Resistance T| = 2S*C 10'2 1012 n
AVol Large Signal Voltage
Gain
VS =±15V v>j=±10V.
RL = 2k.TA --25*C
50 200 25 200 V/mV
Over Temperature 25 200 15 200 V/mV
v Output Voltage Swing VS =±15V. RL =10k ±12 ±13.5 ±12 ±13.5 V
VCM Input Common-Mode
Voltage Range









80 100 70 100 dB
is Supply Current 1.8 ^8 1.8 3.4 mA




Mln Typ Max Mln Typ Max
SR Slew Rate VS-±15V.TA= 25'C 10 15 8 15 V/,lS
GBW Gain-Bandwidth Product VS =±15V. TA =25'C 3 4 ^7 4 MHz
•n Equivalent Input Nose Voltage TA = 25"C. Rs = 100n.
f=1kHz 25 25 nV/V" jHz
in Equivalent Input Noise Current TA = 2S"C. 1 = 1 kHz 0.01 0.01 pAA/ vfiz
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Not* 1: Unless otherwise ipecrtWo the aosofcjt© maximum negative input vottage ts equal 10 the negatrv* power inW voltage.
Not* £ For operating at elevated temperature, these devices must be derated d«w on a thermal resistanc* o( SjA.
Not* l The** devices v* available in both the commardal IWpwm ring* 0*CiTA £70"C and the military temperance rang* -55*C£TA£125*C Th*
tamperatur* rang* l* O—tgnaaad by ma position kjst oafora th* paglpaaa, ^^^9m^&^0»tvai>m.A'Xr^dkattm9mCOammdMlmivmtU*ntigtu^aa^r
indicates tna miitary ternp*ratur* rang*. Th* mtftary temperature rang* is avaaaokt in "H" pacnaoe only.
Not* 4: Unless otherwia* specrted. the speciftcaQons apply ovar Via rul tamparabj*e rang* and for Vs- ± 20V for (he LF411A and for Vs- ±15V for th* LF411.
Vos- "b- endios « n^Murad at Vcu - 0.
Not* 5: The LF411A is 100% MM to this specification. Tna LF4 11 ts sampl* tastsd to inaur* ai least 90% of th* untts meet Vis apactflcaflon.
Not* ft- Th* Input bias currants ar* junction leakage currants which approximate*/ double tor every icrc Incraas* m th* function temperature, Tl Due to Umltad
production test flma, th* Input bias currents measured are correlated to runction temperature, in normal operation the Junction tamperatur* rise* abov* th* ambient
tamparatur* as a result of internal power dlssipason. Pr>
t |- t a *-9^ P where 9^ is th* tharmal resistance from junction to ambient Us* of a h**i sink ts
recommended it Input bias currant is to be kept to a minimum.
Not* 7: Supply voltage rejection raeo is measured tar both supply magnrtudaa increasing or decreasing sirnurtaneously in accordance with common practice, from
± 15V to ± SV for th* LF411 and from ±20Vto i5V for th* LF411A.
Notes: F£TS4llXfor Lf4tlMHandLF4llWmdtaryspecrfk»bons.
Note St Max Power Otssipaaon is defined by th* package characteristics. Operating th* part near th* Max. Power Dissipation may caus* th* part to operate
outside guaranteed tmrcL
Typical Performance Characteristics
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Pulse Response RL =2kn.cLio PF
Small Signal Inverting Small Signal Non-Inverting
Large Signal Inverting Large Signal Non-Inverting
Current Limit <R L = loon)
Application Hints
The LF41 1 series of internally trimmed JFET input op amps
(81-FET htm) provide very low input offset voltage and guar-
anteed input offset voltage drift These JFETs have large
reverse breakdown voltages from gate to source and drain
eliminating the need for clamps across the inputs. There-
fore, large differential input voltages can easily be accom-
modated without a large increase in input current. The maxi-
mum differential input voltage is independent of the supply
voltages. However, neither of the input voltages should be
allowed to exceed the negatrve supply as this will cause
large currents to flow which can result in a destroyed unit.
Exceeding the negatrve common-mode limit on either input
will force the output to a high state, potentially causing a
reversal of phase to the output. Exceeding the negative
common-mode limit on both inputs will force the amplifier
output to a high state. In neither case does a latch occur
since raising the input back within the common-mode range
again puts the input stage and thus the amplifier in a normal
operating mode.
Exceeding the positive common-mode limit on a single input
will not change the phase of the output however, if both
inputs exceed the limit the output of the amplifier may be
forced to a high state.
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Application Hints (continue*)
The amplifier will operate with a common-mode input volt-
age equal to the positive supply; however, the gain band-
width and slew rate may be decreased in this condition.
When the negative common-mode voltage swings to within
3V of the negative supply, an increase in input offset voltage
may occur.
The LF41 1 is biased by a zener reference which allows nor-
mal circuit operation on ± 4.5V power supplies. Supply volt-
ages less than these may result in lower gain bandwidth and
slew rate.
The LF411 will drive a 2 kn load resistance to ±10V over
the full temperature range. If the amplifier is forced to drive
heavier load currents, however, an increase in input offset
voltage may occur on the negative voltage swing and finally
reach an active current limit on both positive and negative
swings.
Precautions should be taken to ensure that the power sup-
ply for the integrated circuit never becomes reversed in po-
lanty or that the unit is not inadvertently installed backwards
in a socket as an unlimited current surge through the result-
ing forward diode within the IC could cause fusing of the
internal conductors and result in a destroyed urut
As with most amplifiers, care should be taken with lead
dress, component placement and supply decoupling in or-
der to ensure stability. For example, resistors from the out-
put to an input should be placed with the body close to the
input to minimize "pick-up" and maximize the frequency of
the feedback pole by minimizing the capacitance from the
input to ground.
A feedback pole is created when the feedback around any
amplifier is resistive. The parallel resistance and capaci-
tance from the input of the device (usually the inverting in-
put) to AC ground set the frequency of the pole. In many
instances the frequency of this pole is much greater than
the expected 3 dB frequency of the closed loop gain and
consequently there is negligible effect on stability margin.
However, if the feedback pole is less than approximately 6
times the expected 3 dB frequency, a lead capacitor should
be placed from the output to the input of the op amp. The
value of the added capacitor should be such that the RC
time constant of this capacitor and the resistance it parallels
is greater than or equal to the original feedback pole time
constant
Typical Applications





TO-5 hut M*s for Q6-Q7 TUH/S6S5-0
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Typical Applications (Continued)
10-Blt Linear DAC with No vos Adjust
«o> in




(T *-r -^T * —
j
-10V S V„EF S 10V
wn« A^- 1 (I la Am dgiuu input is nigh
A^ - tl tn« AN agJMJ input is low
Single Supply Analog Switch with Buffered Output
VW-













, t~ (0.181 -LOW)
SEAnHGPUNEfT
|I2.70|









Metal Can Package (H)
Order Number LF411MH/M3 or LF411ACH
NS Package Number H08A
m m m m




Ceramic DuaJ-ltvUne Package (J)
Order Number LF411MJ/883






















Physical Dimensions inches (millimeters) (Continued)
(7.112)""
o.ne-msm (0.7O1












Molded Oual-ln-Une Package (N)
Order Number LF411ACN or LF411CN
NS Package Number NOSE
UFE SUPPORT POUCY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN UFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Lite support devices or systems are devices or 2. A critical component is any component of a life
m« whtrh fa) am intfinflAri for ^nrmral imDlant «mnnort HavIca or «n/*:!Apn u/hn^A tailiu-A tn rmnVirm ransystems ich, (a) re tended su gic p
into the body, or fb) support or sustain life, and whose
failure to perform, when property used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user
supp de i e system whose f lure to perfo c
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.





FtK (+49) 0-18O-S30 85 86
Emai: cnfwoa»IWB>fclW«0M
Oautaen Tat (+49) 0.180-530 85 85
Engirt Tat (+49) 0-100-532 78 32
Fninpaa Tat ( + 49) 0-180-532 93 58












NOR Buffered B Series Gate
CD4011BM/CD4011BC Quad 2-lnput
NAND Buffered B Series Gate
General Description
These quad gates are monolithic complementary MOS
(CMOS) integrated circuits constructed with N- and P-chan-
nel enhancement mode transistors. They have equal source
and sink current capabilities and conform to standard B se-
ries output drive. The devices also have buffered outputs
which improve transfer characteristics by providing very
high gain.
All inputs are protected against static discharge with diodes
to VD0 and Vss-
Features
Low power TTL Fan out of 2 driving 74L
compatibility or 1 driving 74LS
5V-10V-1SV parametric ratings
Symmetrical output cna/aciensocs




































|_J _ |_1 (_l j_j3M.H.IH
V00
O * ^W—1 «
Vt of <StvtC9 shown
J--TTB
L090J "1" - HtQh










Vi of MMM •ftOwn
J - A~ni
l_og«J"T- - High
Lo^cmJ "0" - Low
*AI inputs p—>t*ct*d by
CMOS protaCTon breurt.
TUF/5«»-5
RRO-emtlM/PfMM r> U S. A
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Absolute Maximum Ratings (Notes 1 and 2)
If Military/Aerospace specified device* are required,
please contact the National Semiconductor Sales
Office/Distributors for availability and specifications.



















CD4001 BC. CD401 1BC
-40*C to + 85"C
DC Electrical Characteristics cd4ooism.cd4oiibm (Note 2>
Symbol Parameter Conditions -55*C + 25*C + 125-C Unite
Mln Max Mln Typ Max Mln Max
loo Quiescent Device
Current
VoD = SV.V|N = VoD orVss
V D= 10V.V|N = VqdOtVss

















V0D = 5V I
Voo - 10V \ |l | < 1 ^A















Vdd = sv "I
V00 = 10V \ |l l < 1 uA


















V0D = 5V. V = 4.5V
V0D = 10V. V = 9.0V


















VDD = 5V. V = 0.5V
VDD = 10V. V = 1.0V
















lOL Low Level Output
Current
(Note 3)
V D = 5V, V - 0.4V
VDD = 10V,Vo = 0.5V
















lOH High Level Output
Current
(Note 3)
VD0 = 5V. V = 4.6V
V00 = 10V.V = 9.SV
















l|N Input Current VDD = 15V. V|N = ov





















Order Number CO4O01B.or CD4011B
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DC Electrical Characteristics cD4ooi8c.cD4oiiBc<Note2)
Symbol Parameter Condition*
-40*C + 2S-C + 85*C
Units




VDD - 10V. VIN = VooOTVss


















V0D - 10V V |l l < 1 /lA















Vdo = SV "I



















Vqd = 5V. V - 4.5V
voo- iov.v = 9.ov


















Vqo - SV. V - 0.5V
vDo = iov.v = i.ov
















kx Low Level Output
Current
(Note 3)
Vqo - SV. Vq = 4V
Voo= 10V.Vo = 0.5V
















'oh High Level Output
Current
(Note 3)
Voo - 5V. V = 4.6V
V o= 10V. V = 9.5V
















I.N Input Current VD0 = 1SV.V|N = 0V











AC Electrical Characteristics* co4ooibc.cd4ooi8m
TA = 25*C, Input t,; tf = 20 ns. C|_ 50 pF, RL = 200k. Typical temperature coefficient is 0.3%/*C.
Symbol Parameter Conditions Typ Max Units








































C|N Average Input Capacitance Any Input 5 7.5 PF
Cpd Power Dissipation Capacity Any Gate 14 pF
"AC Porvnatan an) ouarantaod by DC :offWl«d toaang.
Note 1: "Abaouta Maxanum Htongs ' ar« tnoso vajuoa boyond wfach tho salary of tno dawco cannot bo guanuaa Id Exoopt for "Opontting Tomportuum Rang*"
tnay aro noi n—W id impy that tho umi ahoutd bo opanoad at thoao Smrta. Tho tablo of "E lactncaj Charactarattca" paatfMss condWona tor actual ooiico
Nolo £ AJ vottaoaa maaaurad wflh roapact to Vjs untoaa otharaaao spoanad
Nolo x- lot and iom ara toatad ono output at a tana.
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AC Electrical Characteristics* co4oiibc.co4ohbm
TA = 25*C, Input t,; tf - 20 ns. C(. =- 50 pF. R L = 200k. Typical Temperature Coefficient is 0.3%/"C.









































C|N Average Input Capacitance Any Input 5 7.5 pF
Cpd Power Dissipation Capacity Any Gate 14 pF





































































vD0 - nmr voltacc rw
Tl/F/5»3»-12
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Physical Dimensions inches (millimeters)
ax Mm can
Ceramic Dual-ln-Une Package (J)
Order Number CD40018MJ, CD4001BCJ. CD40011BMJ or C04011BCJ
NS Package Number J14A
irararaarml
"1 p£- gj-i
Molded Oual-ln-Une Package (N)
Order Number CD4001 BMN. CD4001 BCN, CD401 1BMN or C0401 1BCN
NS Package Number N14A
LIFE SUPPORT POLICY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN UFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended lor surgical implant
into the body, or (b) support or sustain life, and whose
failure to perform, when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant iniury
to the user.
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
Hiuonv Sarateonductor






Fax ( + *9> 0-180-530 85 86
Emat cnf«9s«u»vm2.naccom
DauOc* T«L (+49) 0-160-530 85 85
En#B» Tat ( + 49) 0-180-532 78 32
i T«t (+49) 0-160-S32 93 58
It* ( + 49)0-160-534 i8 60
Hong Kong Lid.
13th Floor. Scraugw Block.







CD4049UBM/CO4049UBC Hex Inverting Buffer
CD4050BM/CD4050BC Hex Non-Inverting Buffer
General Description
These hex buffers are monolithic complementary MOS
(CMOS) integrated circuits constructed with N- and P-chan-
nel enhancement mode transistors. These devices feature
logic level conversion using only one supply voltage (Vqq)
The input signal high level (Vih) can exceed the v Do supply
voltage when these devices are used for logic level conver-
sions. These devices are intended for use as hex buffers,
CMOS to DTL/TTL converters, or as CMOS current drivers,
and at Vdq = 5.0V, they can drive directly two DTL/TTL
loads over the full operating temperature range.
Features
Wide supply voltage range 3.0V to 15V
Direct drive to 2 TTL loads at 5.0V over full tempera-
ture range
High source and sink current capability




CMOS to DTL/TTL hex converter
CMOS current "sink" or "source" driver




























c i-r ' nt (>I c j-o


















Order Number C04049UB or C04049B
Top View
Order Number CD4050UB or CD40SOB
RR&aWUIOVPnMM in U S. K
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Absolute Maximum Ratings (Notes i & 2) Recommended Operating
If Military/Aerospsce specified devices are required, Conditions (Note 2)
pleaae contact the National Semiconductor Sale. 3Vto15V
Office/Distributors tor availability and specifications. ^' H * DDy
Supply Voltage (Voo) -O.SV to + 18V
'"put Voltage (V1N) 0V.O15V
Input V0lUge(V)N) -0.5V,o + 18V
VolUge at Arr, Outp* Pin(W 0,oVDo
Voltage at Any Output Pin (V0UT) -O.SV.o V0D + O.SV ^wluB^CD^OSOBM
98^
-SFCto +125-C
Storage Temperature Range (Ts) -65*Cto + 150"C CD4049UBC. CD4050BC -40*Cto+85*C
Power Dissipation (Prj)
Dual-ln-Line 700 mW
Small Outline 500 mW
Lead Temperature (T|J
(Soldering, 10 seconds) 260*C
DC Electrical Characteristics cD4049M/co4osoBM(Note2>
Symbol Parameter Conditions
-55*C + 25*C + 12S*C
Units
Mln Max Mln Typ Max Mln Max

















Vol Low Level Output Voltage V|H = Vdd.V,L = 0V.
















V H High Level Output Voltage V|H = V00.V|L = 0V.
























Vqo = 5V. v = o.sv
V o= 10V. V = 1V
















VlL Low Level Input Voltage
(CD4049U8M Only)
llol < 1 r*A
Voo - 5V. V = 4.SV
Vqo = 10V.Vo = 9V
















VlH High Level Input Voltage
(CD4050BM Only)
hoi < 1 ma
Voo " sv. V - 4.SV
Voo= 10V,VO = 9V
















VlH High Level Input Voltage
(C04049UBM Only)
hoi < 1 >*A
Vqo 5V. V - 0.5V
Voo = 10V. V - 1V
















lOL Low Level Output Current
(Note 3)
V|H = Vdo.V|L = 0V
Voo - 5V. V - 0.4V
voo = iov. v = o.sv
















Not* 1: *j»o*jia Mnwufl RaBnas" ar» tnos* viijo beyond vrrach the safety or m« device cannot be guaranteed: mey are not meant to tfnpty rnat the devices
should be operated at these tmrta. The table o( "Recommended Operaang Comattont" and "ElecmcaJ Charactenatics" provides condrbona for actual devtce
cperabon
Note 2: Vss - 0V unless othanvae apeeffted.
Hota 3: These are peak output curent capabttrje*. Continuous output current is rated at 12 mA maximum. The output current should not be alowed to exceed thrs
vafue for extended panoda of rime. !<x and Ioh era tested one output at a tme.
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DC Electrical Characteristics cd4049m/cd4osobm (Note 2) (continued)
Symbol Parameter Condition*
-sre + 2S*C + 125*C
- Units
Mln Max Mln Typ Max Mln Max
'oh High Level Output Current
(Note 3)
Vih - Vdd. v1L - ov
Vdd sv. v - 4.6V
VDD = 10V, V 9SV
















l|N Input Current VDD = 15V.V,n = 0V










Note 1: "Absoajte Manmum Ratings" are those values beyond which the safety of the oaves cannot be guaranteed: (nay ara not mum to imply that the devices
should ba operated at these errata. Tna tabta ol "Racommandad Operating CorvJOona- and "Sectrtcal Characteristics" provides conditions for actjaJ dsvce
operation.
Note 2: Vjs - ov unlaaa otherwise specified
Note 3: These ara paa* output currant caoeoiltie*. Conahuoua output current Is rated at 1 2 mA maximum. Tha output current should not em aJowed to exceed tm
valua (or ajrtandad partoda of lima. Irx and Ioh ara tested ona output at a ttma.
DC Electrical Characteristics cd4049ubc/co405osc (Note d
Symbol Parameter Conditions
-40-C -t-25*C + 85*C
Units
Mln Max Mln Typ Max Mln Max















Vol Low Level Output Voltage Vih- vD0.vlL =ov.
















V H High Level Output Voltage V|H=VDO.V|L =0V.



















VlL Low Level Input Voltage
(CD40S0BC Only)
hoi < 1 r^
vDD - sv. v = o.sv
VDD = 10V. V = 1V
















VlL Low Level Input Voltage
(CD4049UBC Only)
hoi < 1 «*
vD0 = sv. v = 4.5V
v D- iov. v = 9V
















VlH High Level Input Voltage
(CD40S0BC Only)
lid < 1 r"A
Vdd - sv. v = 4.5V
Vdd = iov. v - 9V
















VlH High Level Input Voltage
(CD4049UBC Only)
liol < 1 "*
vDD - sv, v = o.5v
Vdd = iov. v = iv






















bsokjta Ucnrun RaBnos" ara those
operated at these arrets. Tha table
s - ov unless otherwise spaotled
M are pea* output currant capabtis
rtendad periods ot time, (ql and iqh
values beyond when me safely of
)f "Recommended Operating Cone
as. Continuous output currant is rata























DC Electrical Characteristics co4049ubc/cd4osobc (Note 2) (continued)
Symbol Parameter Conditions
-40*C + 25*C + 8FC
Unit.
Mln Max Mln Typ Max Mln Max
lot Low Level Output Current
(Note 3)
V|H = VDO,V,L = 0V
Voo - sv. v - o.4V
Vdd iov,v -o.5V
















'OH High Level Output Current
(Note 3)
Vih - Vdd. Vil - ov
vDD " sv. v - 4.6V
vD0 = iov. v = 9.sv
















'in Input Current V o= 15V.V|N = 0V











AC Electrical Characteristics* cd4049ubm/cd4049ubc
TA = 25*C, Cl 50 pF. RL « 200k. t, - t| 20 ns, unless otherwise specified
Symbol Parameter Conditions Mln Typ Max Units
tpHL Propagation Delay Time
High-to-Low Level
V D - SV
Vdo = iov




















































C|N Input Capacitance Any Input IS 22.5 pF
"AC Parameters art guaranteed by DC correlated testing.
AC Electrical Characteristics* ccmosobm/cdaosobc
TA = 2S'C, CL 50 pF. r\ = 200k, v = tf = 20 ns. unless otherwise specified
'AC Prarktwnm guarantMd by DC corrststad tasting.
Symbol Parameter Conditions Mln Typ Max Unite
tpHL Propagation Delay Time
High-to-Low Level


























































1 of 6 Identical Units
CD40SOBM/CD4050BC



















NOW Vooi * vOt»
Not*: In DM CSS* of in* CtMOUUBM/CXMOUUeC
Ift* output drrv* cspAblty rer*as*s »rth ncnusuig
input voltsg*- E.8. n Vqo, - iov m CO4049UBM/


























































[7.17- io.«i 1 r—
Ceramic DuaWn-Une Package (J)
Order Number CD4049UBMJ, CD4049UBCJ, CD4049BMJ or CD4049BCJ
NS Package Number J16A















Molded Dual-ln-Une Package (N)
Order Number CD40S0BMN, CD4050BCN, CD4050BMN or CD40SOBCN
NS Package Number N16E
UFE SUPPORT POUCY
NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN UFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and whose
failure to perform, when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
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CD4066BM/CD4066BC Quad Bilateral Switch
General Description
The CD4066BM/CD40668C is a quad bilateral switch in-
tended for the transmission or multiplexing of analog or digi-
tal signals. It is pin-for-pin compatible with CD4016BM/
CD4016BC. but has a much lower "ON" resistance, and
"ON" resistance is relatively constant over the input-signal
range.
Features
Wide supply voltage range 3V to 1 SV
High noise immunity 0.45 Vqd (typ.)
Wide range of digital and ±7.5 Vpeak
analog switching
"ON" resistance for 1 5V operation 80n
Matched "ON" resistance ARoN"5n (typ.)
over 15V signal input







9 f-„ = 10 kHz. RL = 10 kfl
0.1% distortion (typ.)
9f„ = 1 kHz. V„ = 5VM> .
Voo-Vss = 10V, RL = 10kft
Extremely low "OFF - 0.1 nA (typ.)
switch leakage 9 V00- Vss= 1 0V. TA » 25"C
Extremely high control input impedance 1012n(typ.)
Low crosstalk -50 dB (typ.)
between switches 9 1ij= 0.9 MHz. R|_ = 1 kft









































t — , I | M4— a
Top View
RRf>«30U1 OVPiVM Vt U. S. A.
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Absolute Maximum Ratings (Notes i& 2) Recommended Operating
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales
Office/Distributor* for availability and specifications.
Supply Voltage (VDD) -0.5V to + 18V
Input Voltage (Vin) -0.SV to V00 + 0.5V
Storage Temperature Range (Tj) -65'C to + 1 50*C
Conditions (Note 2)
Supply Voltage (VDD ) 3V to 1 5V
1 nput Voltage (V|N) 0V to V o
Operating Temperature Range (T^)
CO4066BM -55'C to + 125*C
CO4066BC - 40-C to + 85*C
Power Dissipation (Pd)
Dual-ln-Une 700 mW
Small Outline 500 mW
Lead Temperature (TO
(Soldering, 10 seconds) 300-C
DC Electrical Characteristics co4066BM(Note2)
Symbol Parameter
-55'C + 25*C + 125*C
Mln Max Mln Typ Max Mln Max
loo Quiescent Device Current Voo = 5V 0.25 0.01 0.25 7.5 fA
VDD-10V 0.5 0.01 0.5 15 pA
V00 = 15V 1.0 0.01 1.0 30 HA





Vc= Voo.Vls=Vss toV D
VD0=5V 800 270 1050 1300 n
Voo=10V 310 120 400 550 n
VDD=15V 200 80 240 320 n
aRon A"ON" Resistance














±50 ±0.1 ±50 ±500 nA
CONTROL INPUTS
VlLC Low Level Input Voltage Vis= VssandVoo
Vos=VDoandVss
l ls=±10uA
VDo = 5V 1.5 2.25 1.5 1.5 V
v00=iov 3.0 4.5 3.0 3.0 V
VDD=15V 4.0 6.75 4.0 4.0 V
V,HC High Level Input Voltage V D = SV 3.5 3.5 2.75 3.5 V
VDo=10V(seenote6) 7.0 7.0 5.5 7.0 V
V00=15V 11.0 11.0 8.25 11.0 V
I'N Input Currant Vdd-Vss-isv
VooiVaiVss
voosveavss
±0.1 ±10-5 ±0.1 ±1.0 MA
DC Electrical Characteristics cd4066bc (Note g
Symbol
-41re + 25*C + 8FC
Units
Mln Max Mln Typ Max Mln Max
loo Quiescent Dewce Current VDD = 5V 1.0 0.01 1.0 7.5 MA
Voo = 10V 20 0.01 2.0 15 uA
VDD =1SV 4.0 0.01 4.0 30 uA
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DC Electrical Characteristics (continued) cd4066bc (Note 2)
Symbol
-40-C + 25-C + 85"C
Unit.
Hln Max Mln Typ | Max Mln | Max
SIGNAL INPUTS AND OUTPUTS
Ron "ON" Resistance RL.10Wlto
VDO~VsS
Vc-Vrjo. VsstoVrjo
Voo-SV 850 270 1050 1200 n
V D=-10V 330 120 400 520 n
VD0 =15V 210 80 240 300 n
aRon A"ON" Resistance












lis Input or Output Leakage
Switch "OFF"
vc -=o ±50 ±0.1 ±50 ±200 rtA
CONTROL INPUTS
VlLC Low Level Input Voltage V|s=VssandV o
Vos^VooandVss
l,S=±10(iA
Vod = 5V 1.5 2.25 1.5 1.5 V
vDD =iov 3.0 4.5 3.0 3.0 V
VDD = 15V 4.0 6.75 4.0 4.0 V
VlHC High Level Input Voltage V D= SV 3.5 3.S ^75 3.5 V
VDO= 10V(Seenote6) 7.0 7.0 S.5 7.0 V
VDD = 15V 11.0 11.0 8.25 11.0 V
N Input Current Vod-vSs=isv
Vqd^VisSVss
V0D2VciVss
±0.3 ±10-5 ±0.3 ±1.0 MA
AC Electrical Characteristics* ta = 25*c.t,="<f= 20 ns and vSs~ov unless otherwise noted
Symbol Parameter Conditions Mln Typ Max Units
tpML. IPIH Propagation Delay Time Signal
Input to Signal Output
Vc" Voo. CL 50 pF. {figure 1)
RL =-200k
V0D = 5V 25 55 ns
Vdo = 10V 15 35 ns
V00 = 1SV 10 25 ns
<PZH. tPZL Propagation Delay Time RL 1 .0 kn. CL = SO pF. {figures2 and 3)
Control Input to Signal V0D = 5V 125 ns
Output High Impedance to VDD = 10V 60 ns
Logical Level VDD =15V 50 ns
tPHZ'tPLZ Propagation Delay Time R L = 1 .0 kft_ CL = 50 pF, Ipgures 2 and 3)
Control Input to Signal Vrjo = SV 125 ns
Output Logical Level to Vdo=10V 60 ns
High Impedance Voo=15V SO ns
Sine Wave Distortion VC = V0D = 5V.Vss=-SV
RL = 10kn. V|S = 5VIH).f=1 kHz.
{figure*)
0.1 %
Frequency Response-Switch Vc -=Voo= 5V.Vss =-5V. 40 MHz
"ON" (Frequency at - 3 dB) RL = 1kn.V|S= 5VM>.
20 Log, Vos/V s (1 kHz)-dB.
{figure*)
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AC Electrical Characteristics" (Continued) TA --.2S-C. t, = t( = 20ns and Vss= 0V unless omerwise noted
Symbol Typ
Feedthrough— Switch "OFF'
(Frequency at -50 dB)
Crosstalk Between Any Two
Switches (Frequency at -50 dB)
Crosstalk; Control Input to
Signal Output
Maximum Control Input
VDD - 5.0V. Vcc - Vss- - 5.0V.
RL = 1 kft, V,s = SOVp^ 20 Log10,
Vos'Vis - - 50 dB. (Figure 4)
Voo = Vc(A) = 5.0V: Vss= Vc,B , = 5.0V.
RL1 kn. V,s(A) - 5.0 Vp^ 20 Log, .
Vo^B)/VIS(A) - - 50 dB (Figure 5)
Voo = iov, rl = 10 kn. R|N - 1 .o kn.
Vcc = 1 V Square Wave. CL = 50 pF
(Figure 6)











C(S Signal Input Capacitance
Cos Signal Output Capacitance Vpo-lOV
ClOS Feedthrough Capacitance Vc-OV
ClN Control Input Capacitance
•AC Parameters an giiai m tmi by DC correlated testing.
Note 1: "Absolute Mcanun Ratings** am those valuee beyond
should 04 oot-raiad at dvwo bints. The tables of "Racon-n-ai
tmtai
Not* 2: Vjs-OV nJni otherwise spec-ted.
Note £ These devices should nol ba connected to arcutts mi
Note 4: in all cases, thara is aot*tro*dmat-**v 5 pp ol probe and
Nota S: Vq is the voltage at tha in/out pin and Vns a the volt
Not. I: Cond-txvo tor v,*;: a) Vts-Voo-
-OS - standard S sai
wMcn ma safety or me davica cannot be g-jarantaed. Thay are not meant to ar-ply mat trie dev-oas
Opervong Conditions** and "QecmcaJ Oanaatma" prov-de condoons tor actual device
ft the power "ON".
jg capaotai-ce -n ma output however, mis capacitance is included
age at me out/In put Vc Is me voltage at mo control Input
* 'oh b)VK -0V. Iqi. -standard 8 sartas lot-
Ci wherever it Is specified.















RGURE 3. ipjL. tp<_z Propagtlon Delay Time Control to Signal Output
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AC Test Circuits and Switching Time Waveforms (Continued)
COITMll VM
'™ woo"T vC~ v0O '°* <*«ortloo tnd frequency response t
Vc- Vss lor teodBirough tast






















FIGURE 7. Maximum Control Input Frequency
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Typical Performance Characteristics
"ON" Resistance vs Signal
Voltage for TA = 25"C
3 2M rT*00- v»"w
a
m
-4-4-4-2 2 4 I I
96MAL vatTMl Ofo) fW
"ON" Resistance a* a Function
of Temperature for
Vdo-Vss=10V
















-S-4-4-I0 1 4 4 I
ou>i votrut (Va)m







-S -4 -4 -2 8 2 4 4 4
SC4M1 V01T4CI H/gfflA
-4 -4 -4 -2 4 2 4 4
ni4nr voltacc r*ti> rv>
TVF/SMS-*
Special Considerations
In applications where separate power sources are used to
drive Vno and the signal input, the Vnn. current capability
should exceed Vod/Rl Pl= effective external load of the 4
C04066BM/CD4066BC bilateral switches). This provision
avoids any permanent current flow or clamp action of the
Vqq supply when power is applied or removed from
CD4066BM/CD4066BC.
In certain applications, the external load-resistor current
may include both Vrjn. and signal-line components. To avoid
drawing Vrjrj current when switch current flows into termi-
nals 1 . 4. 8 or 1 1 , the voltage drop across the bidirectional
switch must not exceed 0.6V at TAS2S'C. or 0.4V at
TA>25'C (calculated from Ron values shown).
No VrjQ current will flow through RL if the switch current
flows into terminals 2. 3. 9 or 10.
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Physical Dimensions incr** millimeters)
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r B ra eg a m m



















1A1T (IJM^HT)| L > jijMACT—1 |— MAX .j^gg
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Order Number CD4066BMJ or CD4066BCJ
NS Package Number J14A
a a a a a
q
a
























Physical Dimensions inches (millimeters) (Continued)
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Dual -4 n- Line Package (N)
Order Number C04066BMN or C04066BCN
NS Package Number N14A
UFE SUPPORT POUCY
NATIONALS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT
DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL
SEMICONDUCTOR CORPORATION. As used herein:
1. Lite support devices or systems are devices or 2. A critical component is any component of a life
systems which, (a) are intended for surgical implant
into the body, or (b) support or sustain life, and whose
failure to perform, when properly used in accordance
with instructions for use provided in the labeling, can
be reasonably expected to result in a significant injury
to the user.
support device or system whose failure to perform can
be reasonably expected to cause the failure of the life
support device or system, or to affect its safety or
effectiveness.
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APPENDIX B. PROGRAMMABLE GIC FILTER LAYOUT
A. TWO PHASE CLOCK
1. Two Phase Clock Layout
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2. Two Phase Clock Inverter One Layout
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3. Two Phase Clock Inverter Two Layout
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4. Two Phase Clock Inverter Three Layout
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1. Bilateral Resistor Layout
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3. Bilateral Cap Layout
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C. VARIABLE BILATERAL ONE
1. Variable Bilateral One Layout
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1. Filter Logic Layout
133

2. Logic Inverter Layout
134

3. Logic NAND Gate Layout
135

4. Logic NOR Gate Layout
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F. FREQUENCY LOGIC LAYOUT
137

G. QUALITY FACTOR LOGIC LAYOUT
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